APPLICATION FOR UNITED STATES PATENT

COMPUTING INTER-AUTONOMOUS SYSTEM MPLS TRAFFIC **ENGINEERING LSP PATHS**

By Inventors: **JEAN PHILIPPE VASSEUR**

94 Adams Street

Dunstable, Massachusetts 01827

A citizen of France

MUTHURAJAH SIVABALAN

17 Keighley Circle

Kanata, Ontario K2K 3H9

Canada

A citizen of Canada

ANCA ZAMFIR

27 Langford Crescent Kanata, Ontario K2K 3N5

Canada

A citizen of Canada

CAROL ITURRALDE

19 Myrna Road

Framingham, Massachusetts 01701

A citizen of the United States

Assignee:

CISCO TECHNOLOGY, INC.

170 W. TASMAN DRIVE

SAN JOSE, CALIFORNIA 95134 A Corporation of the state of California

Status:

Large Entity

Ritter, Lang & Kaplan LLP 12930 Saratoga Ave., Suite D1 Saratoga, CA 95070 (408) 446-8690

COMPUTING INTER-AUTONOMOUS SYSTEM MPLS TRAFFIC ENGINEERING LSP PATHS

BACKGROUND OF THE INVENTION

The present invention relates to data networking and more particularly to path computation in certain types of situation.

MPLS (Multi-Protocol Label Switching) Traffic Engineering has been developed to meet data networking requirements such as guaranteed available bandwidth. MPLS Traffic Engineering exploits modern label switching techniques to build guaranteed bandwidth end-to-end tunnels through an IP/MPLS network of labels switched routers (LSRs). These tunnels are a type of label switched path (LSP) and thus are generally referred to as MPLS Traffic Engineering LSPs.

Establishment of an MPLS Traffic Engineering LSP from an LSP head-end to an LSP tail-end involves computation of a path through the network of LSRs. Optimally, the computed path is the "shortest" path, as measured in some metric, that satisfies all of the relevant constraints such as e.g., required bandwidth, availability of backup bypass tunnels for each link and node included in the path, etc. Path computation can either be performed by the head-end LSR or by some other entity operating as a path computation element (PCE). The head-end (or PCE) exploits its knowledge of network topology and resources available on each link to perform the path computation according to the LSP

10

15

Traffic Engineering constraints. Various path computation methodologies are available including CSPF (constrained shortest path first).

Up until now, MPLS Traffic Engineering LSPs have been configured within a single Autonomous System (AS) or Interior Gateway Protocol (IGP) area. The term "Autonomous System" generally refers to a group of routers within a network that are subject to a common authority and use the same intradomain routing protocol. It is now desirable to extend MPLS Traffic Engineering LSPs across AS boundaries. This would greatly improve traffic management and quality of service across multiple service providers over what has been achieved using prior art Border Gateway Protocol (BGP)-based techniques.

One difficulty that arises in achieving this goal is that path computation at the LSP head-end requires knowledge of network topology and resources across the entire network between the head-end and the tail-end. Yet service providers typically do not share this information with each other across AS borders. Neither the head-end nor any PCS will have sufficient knowledge to compute a path. Prior art MPLS Traffic Engineering path computation methodologies thus do not operate in an inter-AS context.

A similar problem arises in computing the paths of MPLS Traffic Engineering LSPs across what are referred to as "areas." An area is a collection of routers that share full network topology information with each other. To improve routing scalability, a service provider may divide an AS into multiple areas. Network topology and resource

5

10

15

information do not, however, flow across area boundaries even though a single service

provider may operate all the IGP areas. Like in the inter-AS case, the standard MPLS

Traffic Engineering path computation techniques cannot compute inter-area paths

because overall network topology and resource information may not be available at any

one node.

5

What is needed are systems and methods for computing the paths of MPLS

Traffic Engineering LSPs across area and/or AS boundaries.

SUMMARY OF THE INVENTION

Embodiments of the present invention provide systems and methods for computing the paths of MPLS Traffic Engineering LSPs across Autonomous System and/or area boundaries. A distributed path computation algorithm exploits multiple path computation elements (PCEs) to develop a virtual shortest path tree (VSPT) resulting in computation of an end-to-end optimal (shortest) path. In some implementations, the VSPT is computed recursively across all the Autonomous Systems and/or areas between the head-end and tail-end of the Traffic Engineering LSP.

Further understanding of the nature and advantages of the inventions herein may be realized by reference to the remaining portions of the specification and the attached drawings.

4

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 depicts an inter-Autonomous System path computation scenario according to one embodiment of the present invention.

- Fig. 2 is a flow chart describing steps of computing a path of an MPLS Traffic Engineering LSP across multiple Autonomous Systems according to one embodiment of the present invention.
 - Figs. 3A-3D depict evolution of a virtual shortest path tree across multiple Autonomous Systems according to one embodiment of the present invention.
- Fig. 4 depicts an inter-area path computation scenario according to one embodiment of the present invention.
 - Fig. 5 is a flow chart describing steps of computing a path of an MPLS Traffic Engineering LSP across multiple areas according to one embodiment of the present invention.
- Fig. 6 depicts a network device suitable for implementing embodiments of the present invention.

DESCRIPTION OF SPECIFIC EMBODIMENTS

The present invention will be described with reference to a representative network environment and employs a certain combination of network protocols to forward data through the network. The links may be implemented using any type of physical medium such as, e.g., an optical medium, wireless medium, twisted pair, etc. Links may also be logical connections that give the connected nodes the property of adjacency in view of the operative networking protocols.

In one embodiment, the nodes of such a network interoperate in a manner specified by various protocols including e.g., TCP/IP and protocols defined but not limited to by the following documents:

E. Rosen, et al., "Multiprotocol Label Switching Architecture," RFC 3031, Internet Engineering Task Force, January 2001.

Braden, et al. "Resource ReSerVation Protocol (RSVP)-Version 1 Functional

Specification," RFC 2205, Internet Engineering Task Force, September 1997.

Awduche, et al., "Requirements for Traffic Engineering Over MPLS," RFC 2702, Internet Engineering Task Force, September 1999.

Berger, et al., "Generalized MPLS Signaling – RSVP-TE Extensions," RFC 3473, Internet Engineering Task Force, January 2003.

Vasseur, et al. "RSVP Path Computation Request and Reply Messages," Internet

5 Draft, Internet Engineering Task Force, June 2002.

Lindem, et al., "Extensions to OSPF for Advertising Optional Router Capabilities," Internet Draft, Internet Engineering Task Force, October 2003.

Vasseur, et al., "OSPF Traffic Engineering Capability TLVs," Internet Draft, Internet Engineering Task Force, October 2002.

The above documents are incorporated herein by reference in their entirety for all purposes.

In one embodiment, the nodes of example networks described herein are IP routers that implement multiprotocol label switching (MPLS) and operate as label switched routers (LSRs). In one simple MPLS scenario, at the ingress to the network, a label is assigned to each incoming packet based on its forwarding equivalence class before forwarding the packet to the next hop node. At each intermediate node, a forwarding selection and a new substitute label are determined by using the label found in the incoming packet as a reference to a label forwarding table that includes this

information. At the network egress (or one hop prior), a forwarding decision is made based on the incoming label but optionally no label is included when the packet is sent on to the next hop.

The paths taken by packets that traverse the network in this manner are preconfigured and referred to as label switched paths (LSPs). Establishment of an LSP requires computation of a path, signaling along the path, and modification of forwarding tables along the path. MPLS Traffic Engineering establishes LSPs that have guaranteed bandwidth under certain conditions.

Embodiments of the present invention will be described with reference to two principal examples that involve computation of an optimal path which in the examples is the shortest path. The first example involves computing the path of an MPLS Traffic Engineering LSP through three Autonomous Systems. An Autonomous System (AS) is herein defined to be a group of routers within a network that are subject to a common authority and use the same intradomain routing protocol.

The second example involves computing the path of an MPLS Traffic

Engineering LSP through three "areas." An area is a collection of routers that share full
network topology information with each other but not necessarily with routers outside the
area even those that with which they share common administrative control. The term
area as used herein also encompasses the term "level" which has a similar meaning for
networks that employ IS-IS as their IGP (interior gateway protocol). These examples are

5

10

15

merely representative. Furthermore, the techniques described with reference to inter-AS path computation may be used in the context of inter-area path computation and, under certain conditions, the techniques described with reference to inter-area path computation may be used for inter-AS path computation.

Embodiments of the present invention provide a distributed path computation algorithm employing multiple path computation elements. Generally, there is one path computation element per AS or area used for the computation of specific LSP paths. The algorithm is herein referred to as the virtual shortest path tree (VSPT) algorithm. One implementation operates as a recursive backward path computation.

The following discussion of terminology and assumptions will refer to a multiple AS case but it will be understood that wherever Autonomous Systems are referred to, areas may be used also. The VSPT algorithm is applicable to tree-based multi-AS or multi-area topologies and can also be extended to arbitrary multi-AS topologies. This type of topology involves an arbitrary set of Autonomous Systems with the constraint that there is only one sequence of Autonomous Systems that connects any pair of Autonomous Systems.

A path computation element (PCE) is an entity having the capability to compute paths between any nodes in an AS and communicate with other path computation elements in other Autonomous Systems.

5

10

15

A path computation client (PCC) is a requesting entity, e.g., a label-switched router (LSR) that sends a path computation request to a path computation element. When a path computation element sends a request to another path computation element, it acts as a path computation client.

Now assume a topology with n Autonomous Systems: AS1, AS2, AS3, ASn. Each AS has a dedicated path computation element PCEi which can either be statically configured on the path computation clients or dynamically discovered by means of IGP extensions. Also, the border routers that interconnect each AS will be defined. An entry border router of ASi is a border router that connects ASi-1 to ASi. An exit border router of ASi is a border router that interconnects ASi to ASi+1. In the case of areas rather than autonomous systems since the routers are under a common authority, a single router may in fact serve as the exit border router of one area and the entry border router of another area.

For each ASi, we can define a set, X-en(i), of entry border routers identified as ASBR-en(k,i), the kth entry border router of ASi. Similarly, there is a set X-ex(i) of exit border routers identified as ASBR-ex(k,i), the kth exit border router of ASI.

A virtual shortest path tree (VSPT) is established recursively by communication among the path computation elements. In one embodiment, at successive recursive stages a VSPTi is developed by PCEi and then transferred to PCEi-1. The VSPTi is rooted at the MPLS Traffic Engineering LSP destination or tail-end and extends to the

5

10

15

entry border routers, ASBR-en(1,i), ASBR-en(2,i) ASBR-en(X-en(i),i). The tree includes a path segment from each of these entry border routers to the tree root that is a shortest computed path that satisfies a set of constraints such as bandwidth, affinities, etc. Note that only entry border routers having connectivity to an exit border router of ASi-1 need be considered.

Fig. 2 is a flow chart describing steps of computing a path of an inter-AS MPLS Traffic Engineering LSP according to one embodiment of the present invention. At a step 202, a path computation request is sent from the LSP head-end (which is acting as a path computation client) to the local path computation element. The address of the local path computation element may be manually configured. Alternatively, the path computation element may advertise itself through flooding within the area/AS. Path computation element discovery techniques can be in accordance with Lindem, et al., "Extensions to OSPF for Advertising Optional Router Capabilities," Internet Draft, Internet Engineering Task Force, October 2003 with Vasseur, et al., "OSPF Traffic Engineering Capability TLVs," Internet Draft, Internet Engineering Task Force, October 2002. The request can be made in accordance with a protocol specified in Vasseur, et al. "RSVP Path Computation Request and Reply Messages," Internet Draft, June 2002. At step 204, the path computation request is passed to the path computation element in every AS on the way to the LSP tail-end. Knowledge of the other path computation element addresses may be by way of static configuration or BGP advertisements as could be readily devised by one of skill in the art. N is the number of

5

10

Autonomous Systems on the way to the LSP tail-end, one can say that the path computation request is ultimately received by a PCE-N in the AS of the tail-end.

A backward recursive path computation begins. A step 206 sets N to the number of Autonomous Systems and an index variable n is set equal to N. A step 208 is the first step inside the recursion loop. At step 208, PCEn computes VSPTn. VSPTn is a shortest path tree rooted at the LSP tail-end and includes a path from this tail-end to every ASBRen(k,n). This may be computed using the CSPF (constrained shortest path first) algorithm as known in the art or any other suitable algorithm. Links between entry border routers of ASn should be taken into account when computing VSPTn. A step 210 sends information specifying VSPTn from PCEn to PCEn-1. The VPST may or may not be specified in such a way that hops internal to an AS and their costs are specified. A step 212 decrements n.

At step 214, PCEn concatenates the VSPT it received from PCEn+1 with the topology of ASn. In one implementation, PCEn, before concatenating the ASn topology with VSPTn+1 may invoke a local CSPF algorithm on the interconnections between all ASBR-ex(k,i) and ASBR-en(k',i+1). A step 216 tests whether n equals 1, i.e., whether the algorithm is about to visit the path computation element in the AS of the LSP headend. If n does not equal 1, another iteration begins at step 208 with the computation of VSPTn. 20

5

10

VSPT2 to the topology of AS1, computes (using, e.g., CSPF) the shortest path based on the concatenated topology, and then sends information specifying the shortest path to the requesting head-end. If multiple equal-cost paths are found, PCE1 may provide some or all of them to the requesting head-end. Other situations where PCE1 may return more than one path include, e.g., where the head-end requests the computation of N diverse paths. These diverse paths may or may not have equal costs.

A specific example of the application of the just-described procedure will be explained with reference to Fig. 1 and Figs. 3A-3D. Fig. 1 depicts an inter-Autonomous System path computation scenario. There are three Autonomous Systems, AS1, AS2, and AS3. A path is to be computed between a head-end 102 in AS1 and a tail-end 104 in AS3. Fig. 1 shows 8 border routers positioned to connect the Autonomous Systems: AS1, AS2, AS3. Additionally, Fig. 1 shows AS1 as including routers 106, 108, and 110, AS2 as including routers 112 and 114, and AS3 as including router 104 and 116.

All of the border routers are BGP (Border Gateway Protocol) peers. The protocols used for routing within an AS (e.g., an IGP), do not operate on the links connecting the border routers. Within an AS, an IGP protocol such as the well-known IS-IS or OSPF operates. ASBR1, ASBR8, and ASBR9 operate as path computation elements for their respective Autonomous Systems. All links have a cost of one. At least one path satisfying the set of required Traffic Engineering constraints (bandwidth, affinities, etc.) can be found between 1) the head-end 102 and every exit border router of

5

10

15

AS1, 2) every entry border router of AS2 and every exit border router of AS2, and 3) every entry border router of AS3 and the destination.

The VSPT and shortest path is found as follows. A path computation request is sent from head-end 102 to ASBR1. ASBR1 is known as a path computation element to head-end 102 either by, e.g., static configuration or by use of an extension to the locally operative IGP protocol. The path computation request is relayed from ASBR1 to ASBR8 and then on to ASBR9. ASBR9 computes a VSPT3 interconnecting ASBR9 and ASBR10 with tail-end 104. This VSPT3 is depicted in Fig. 3A. Intermediate hops such as ones involving router 116 are omitted from the representation of VSPT3 to reflect their omission from the information specifying VSPT3 that is transmitted to ASBR2. VSPT3 includes a path 302 that includes one hop from ASBR9 to tail-end 104 and has a cost of 1. VSPT3 further includes a path 304 that includes hops from ASBR10 to router 116 (not shown) on to tail-end 104. Path 304 has a cost of 2.

Upon receipt of VSPT3, ASBR8 concatenates the topology of AS2 with VSPT3 resulting in the mesh depicted in Fig. 3B. ASBR8 uses this topology to determine VSPT2 as shown in Fig. 3C. Only the costs and the endpoints are shown in Fig. 3C. A path 306 extends from ASBR4 through router 112, ASBR7, and ASBR9 to tail-end 104. A path 308 extends from ASBR5 through ASBR4, router 112, ASBR7, and ASBR9 to tail-end 104. A path 310 extends from ASBR6 through router 114, ASBR7, and ASBR9 to tail-end 104. Information specifying VSPT2 is sent to ASBR1.

5

10

15

ASBR1 concatenates the topology of AS1 with VSPT2 to obtain a mesh shown in Fig. 3D. ASBR1 can then find a shortest path. Here there are multiple shortest paths having cost 7. One shortest path goes from head-end 102 through router 108, ASBR1, ASBR4, router 112, ASBR7, and ASBR9. Another shortest path traverses router 110, ASBR3, ASBR6, router 114, ASBR7, and ASBR9 before reaching tail-end 104. One or more of the shortest paths are reported to head-end 102.

Development of VSPTs and selection of the shortest path(s) involves comparing the costs of paths. Since links making up the paths may be in Autonomous Systems operated by different service providers, the metrics used for measuring cost may not be the same. There are various ways of addressing this issue. One way is to simply standardize the metric (e.g., the standard Traffic Engineering metric) among service providers that carry each other's MPLS Traffic Engineering LSPs. In an alternative implementation, a mapping mechanism is defined to translate costs in one metric to costs in another metric. For example, if cost is a function of only link bandwidth, tables correlating standard link bandwidth values (e.g., DS-1, DS-3, OC3, OC48, OC192) to local AS cost values could be passed among path computation elements. A PCEi that is transmitting VSPT information to PCEi-1 can use this type of table to translate cost information of the VSPT into the metric of PCEi-1 before transmitting. Alternatively, the translation could be performed by PCEi-1 prior to computing VSPTi-1.

The above-described techniques can also be applied to inter-area path computation rather than inter-AS path computation. It will often be the case that a single

5

10

15

border router is directly connected in two areas and has access to IGP link information for both areas. In many common situations, the above-described VSPT development technique can be modified to reduce signaling.

Fig. 4 depicts an inter-area path computation scenario according to one embodiment of the present invention. There are three areas, Area 1, Area 0, and Area 2. The path of an MPLS Traffic Engineering LSP from a head-end 402 in Area 1 to a tail-end 404 in Area 2 is to be computed. Area border routers ABR1 and ABR2 interconnect Area 1 and Area 0. Area border routers ABR1' and ABR2' interconnect Area 0 and Area 2. Area 1 further includes routers 404 and 406. Area 0 further includes routers 408, 410, and 412. Area 2 further includes a router 414.

Fig. 5 is a flow chart describing steps of computing a path of an MPLS Traffic Engineering LSP across multiple areas according to one embodiment of the present invention. At step 502, head-end 402 sends a path computation request to ABR1 to compute a path to tail-end 404. ABR1 computes shortest paths from head-end 402 to ABR1 and from head-end 402 to ABR2 at step 504. These shortest paths make up a VSPT1. This VSPT1 is sent to ABR2' along with a path computation request at step 506. At step 508, ABR2' concatenates VSPT1 with the topologies of Area 0 and Area 2. Then at step 510, ABR2' computes a shortest path based on the concatenated topology. This shortest path is returned to head-end node 402 at step 512.

15

Fig. 6 depicts a network device 600 that may be used to implement, e.g., any of the routers of Fig. 1, Figs. 3A-3D, or Fig. 4 and/or perform any of the steps of Fig. 2 or Fig. 5. In one embodiment, network device 600 is a programmable machine that may be implemented in hardware, software or any combination thereof. A processor 602 executes code stored in a program memory 604. Program memory 604 is one example of a computer-readable medium. Program memory 604 can be a volatile memory. Another form of computer-readable medium storing the same codes would be some type of non-volatile storage such as floppy disks, CD-ROMs, DVD-ROMs, hard disks, flash memory, etc. A carrier wave that carries the code across a network is another example of a computer-readable medium.

Network device 600 interfaces with physical media via a plurality of linecards 606. Linecards 606 may incorporate Ethernet interfaces, DSL interfaces, Gigabit Ethernet interfaces, 10-Gigabit Ethernet interfaces, SONET interfaces, etc. As packets are received, processed, and forwarded by network device 600, they may be stored in a packet memory 608. Network device 600 implements all of the network protocols and extensions thereof described above as well as the data networking features provided by the present invention.

In one implementation, control plane operations such as the path computation
operations described above are controlled and signaled by processor 602 while
forwarding tables are maintained on linecards 606. The present invention is, however,
not limited to a distributed architecture. To implement functionality according to the

5

10

present invention, linecards 606 may incorporate processing and memory resources similar to those discussed above in connection with the network device as a whole.

It is understood that the examples and embodiments that are described herein are for illustrative purposes only and that various modifications and changes in light thereof will be suggested to persons skilled in the art and are to be included within the spirit and purview of this application and scope of the appended claims and their full scope of equivalents.